DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, and availability that are affected by defects during manufacturing and by faults during system operation are of interest.
Yield Analysis and Modeling
Defect/fault analysis and models; statistical yield modeling; diagnosis; critical area and other metrics.
Testing Techniques
Built-in self-test; delay fault modeling and diagnosis; testing for analog and mixed circuits; online testing; signal and clock integrity.
Design For Testability in IC Design
FPGA, SoC, NoC, ASIC, low power design and microprocessors.
Error Detection, Correction, and Recovery
Self-testing and self-checking design; error-control coding; fault masking and avoidance; recovery schemes, space/time redundancy; hw/sw techniques; architectural-specific techniques; system-level design-time or runtime strategies.
Dependability Analysis and Validation
Fault injection techniques and frameworks; system's dependability and vulnerability characterization.
Repair, Restructuring and Reconfiguration
Repairable logic; reconfigurable circuit design; DFT for on-line operation; self-healing; reliable FPGA-based systems.
Design for Defect and Fault Tolerance
Reliable circuit/system synthesis; radiation hardened/tolerant processes and design; design space exploration for dependable systems; transient/soft faults and errors.
Aging and Lifetime Reliability
Aging characterization and modeling; design and run-time reliability, thermal, and variability management and recovery.
Dependable Applications and Case Studies
Methodologies and case study applications to Internet of Things, automotive, railway, avionics and space, autonomous systems, industrial control, etc.
Emerging Technologies
Techniques for 3D stacked ICs, quantum computing architectures, microfluid biochips, etc.
Design for Security
Fault attacks; fault tolerance-based countermeasures; hw security assurance, hw trojans, resistance to persistent DoS, security vs. reliability trade-offs, interaction between VLSI test, trust, and reliability.
10月23日
2017
10月25日
2017
初稿截稿日期
初稿录用通知日期
终稿截稿日期
注册截止日期
2024年10月08日 英国 Didcot
2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)2022年10月12日 美国 Austin
2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems2022年10月08日 澳门-中国 Macao
第25届IEEE智能交通系统国际会议2021年10月19日
2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems2018年10月08日 美国
2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems2016年09月19日 美国 CT, USA
2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems2014年10月01日 荷兰
2014年IEEE国际超大规模集成电路和纳米技术系统缺陷和容错研讨会2013年10月02日 美国
2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
留言