550 / 2019-03-14 19:04:50
Full-Function On-Chip Verification Structures of Flip-flops
asynchronous reset D flip-flop, full-function, verification, on-chip
全文被拒
Zhenzhen Yan / Institute of Microelectronics of Chinese Academy of Sciences
Hainan Liu / Institute of Microelectronics of Chinese Academy of Sciences
Jiajun Luo / Institute of Microelectronics of Chinese Academy of Sciences
In this paper, two verification units of asynchronous reset D flip-flop are proposed. Full-function verification can be accomplished by configuring a set of automatic test vectors with only one input and one output. On this basis, the proposed on-chip verification architecture can achieve large-scale testing of various types of verification modules by setting up decoders and multiplexers and adding only address ports. The comparison proves that the proposed on-chip verification structure can save 93% of the area and 95% of the test time in large-scale testing, and the test efficiency has been significantly improved.
重要日期
  • 会议日期

    06月12日

    2019

    06月14日

    2019

  • 06月12日 2019

    初稿截稿日期

  • 06月14日 2019

    注册截止日期

承办单位
Xi'an University of Technology
联系方式
历届会议
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询