376 / 2019-01-22 17:16:48

An effective method of reducing TSV thermal stress by STI

Three-dimensional integrated circuits (3-D IC),through-silicon via (TSV),shallow trench isolation (STI),thermal stress,keep-out zone (KOZ)

全体主题 > Nanoelectronics

Because of the increasing integration of the chip, three-dimensional integrated circuit (3-D IC) has emerged to resolve the problem, but 3D integration is also facing more serious challenges, such as thermal stress. The thermal stress of through- silicon via (TSV) structure affects device performance and causes severe reliability problems by reducing carrier mobility. In this paper, we propose an effective method to reduce the thermal stress of TSV by means of shallow trench isolation (STI). We use Cu and silicon dioxide as materials, evaluating the thermal stresses with finite element analysis (FEA) and comparing the stresses in different situations. Finally we derive the stress data and calculate the keep-out zone (KOZ) of the different structures and find that STI can reduce the TSV thermal stress by 10.3~25.8%.